
AD5570
DAISY-CHAINING AND READBACK TIMING CHARACTERISTICS
V
DD
= +12 V ± 5%, V
SS
=
12 V ± 5% or V
DD
= +15 V ± 10%, V
SS
=
15 V ± 10%; V
REF
= 5 V; REFGND = GND = 0 V; R
L
= 5 k,
and C
L
= 200 pF to GND; all specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 3.
Parameter
Limit at T
MIN
, T
MAX
Unit
Description
f
MAX
2
MHz max
SCLK frequency
t
1
500
ns min
SCLK cycle time
t
2
200
ns min
SCLK high time
t
3
200
ns min
SCLK low time
t
4
10
ns min
SYNC to SCLK falling edge setup time
t
5
35
ns min
Data setup time
t
6
0
ns min
Data hold time
t
7
45
ns min
SCLK falling edge to SYNC rising edge
t
8
45
ns min
Minimum SYNC high time
t
9
0
ns min
SYNC rising edge to LDAC falling edge
t
10
50
ns min
LDAC pulse width
t
141
200
ns max
Data delay on SDO
All parameters guaranteed by design and characterization. Not production tested.
All input signals are measured with tr = tf = 5 ns (10% to 90% of V
DD
) and timed from a voltage level of (V
IL
+V
IH
)/2.
SDO; R
PULLUP
= 5 k, C
L
= 15 pF.
1
With C
L
= 0 pF, t
15
= 100 ns.
t
1
Rev. 0 | Page 6 of 24
SCLK
SYNC
SDIN
DB15 (N)
DB15 (N)
DB0 (N)
DB0 (N)
DB15
(N+1)
DB15
(N+1)
DB0
(N+1)
LDAC
1
SDO
LDAC
2
NOTES
1. ASYNCHRONOUS LDAC UPDATE MODE
2. SYNCHRONOUS LDAC UPDATE MODE
t
8
t
10
t
2
t
3
t
4
t
6
t
5
t
9
t
7
t
14
0
Figure 3. Daisy-Chaining Timing Diagram